

Computer architectures M

13-09-2017

- 1) Assume that for a given system with *40 bit virtual address* and *30 bit physical address* there is a TLB with 128 slots which provide the translation only of initial address of any page : the full physical address (to be presented to the cache) is therefore formed by joining the output of the TLB and the in-page address of the virtual address. If the page size is 8192 bytes how many entries (addresses) of the physical memory are covered by the TLB? And how many bits are present in the TLB?
- 2) The data forward mechanism in DLX is implemented by a sequential or combinatorial logical network? Describe the logic of the function which determines whether the forwarding mechanism must be activated.
- 3) Explain in detail the behaviour of the register renaming

1) The number of the is 128x8192 that is 1MB.

Each page (8192 bytes) requires 13 bit of addresses the number of bits is therefore

$$\begin{array}{ccccccc} 128 \text{ (slots)} \times & [(40-13) & + & (30-13)] & = & 128 \times 34 = & 4352 \\ \text{input of the TLB} & \text{output of the TLB} & & & & & \\ \text{MSBits of the page initial virtual address} & \text{MSBits of the page initial physical address} & & & & & \end{array}$$

Forward (simplified)

Let's call X and Y the values of registers Ra and Rb extracted from the register file. The following *combinatorial* procedure applies separately for each of these registers.

